



Assessment Marking Criteria as per syllabus

B.Tech Degree Program:

- Candidates in each semester shall be evaluated both by Continuous Internal Evaluation (CIE) and End Semester Examinations (ESE). The ratio of Continuous Internal Evaluation (CIE) to End Semester Examinations (ESE) shall be as below :

1. Theory Courses: 1: 2
2. Laboratory Courses: 1: 1
3. Project: CIE only
4. Seminar: CIE only

Continuous Internal Evaluation (CIE):

- The Continuous Internal Evaluation shall be on the basis of the day-to-day work, periodic tests (minimum two in a semester) and assignments (minimum two).
- The CIE marks for individual subjects shall be computed by giving weightage to the following parameters unless otherwise specified in the curriculum.

course	Attendance	Tests	Assignment/classwork/Project
Theory	20%	50%	30%
Drawing/Practical	20%	40%	40%

- There shall be a minimum two internal evaluation tests, each of 2 hrs duration.
- Retest shall be permitted to the students who could not appear for the internal tests due to genuine grounds.
- Evaluation of the theory course: Written-test, Assignment, Seminars, Viva



VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERALA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001 : 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

• **MARK DISTRIBUTION: THEORY COURSE**

TOTAL MARKS	CIE	ESE	ESE DURATION
150	50	100	3 HOURS

Continuous internal Evaluation Pattern

Attendance : 10 marks

Continuous Assessment Test : 25 marks

Assignment/quiz/Course project : 15 marks

ELECTRONICS & COMMUNICATION ENGINEERING

ECT307	CONTROL SYSTEMS	CATEGORY	L	T	P	CREDIT
		PCC	3	1	0	4

Preamble: This course aims to develop the skills for mathematical modelling of various control systems and stability analysis using time domain and frequency domain approaches.

Prerequisite: EC202 Signals & Systems

Course Outcomes: After the completion of the course the student will be able to

CO 1	Analyse electromechanical systems by mathematical modelling and derive their transfer functions
CO 2	Determine Transient and Steady State behaviour of systems using standard test signals
CO 3	Determine absolute stability and relative stability of a system
CO 4	Apply frequency domain techniques to assess the system performance and to design a control system with suitable compensation techniques
CO 5	Analyse system Controllability and Observability using state space representation

Mapping of course outcomes with program outcomes

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO 10	PO 11	PO 12
CO 1	3	3	2		1							2
CO 2	3	3	2		1							2
CO 3	3	3	3		1							2
CO 4	3	3	3		1							2
CO 5	3	3	3		1							2

Assessment Pattern

Bloom's Category		Continuous Assessment Tests		End Semester Examination
		1	2	
Remember	K1	10	10	10
Understand	K2	20	20	20
Apply	K3	20	20	70
Analyse	K4			
Evaluate				
Create				

ELECTRONICS & COMMUNICATION ENGINEERING

Mark distribution

Total Marks	CIE	ESE	ESE Duration
150	50	100	3 hours

Continuous Internal Evaluation Pattern:

Attendance : 10 marks
Continuous Assessment Test (2 numbers) : 25 marks
Assignment/Quiz/Course project : 15 marks

End Semester Examination Pattern: There will be two parts; Part A and Part B. Part A contain 10 questions with 2 questions from each module, having 3 marks for each question. Students should answer all questions. Part B contains 2 questions from each module of which student should answer any one. Each question can have maximum 2 sub-divisions and carry 14 marks.

Course Level Assessment Questions

Course Outcome 1 (CO1): Analyse electromechanical systems by mathematical modelling and derive their transfer functions

- For the given electrical/ mechanical systems determine transfer function.
- Using block diagram reduction techniques find the transfer function of the given system.
- Find the overall gain for the given signal flow graph using Mason's gain equation.

Course Outcome 2 (CO2): Determine Transient and Steady State behaviour of systems using standard test signals

- Derive an expression for time response of a given first/ second order system to step/ ramp input.
- Determine step, ramp and parabolic error constants for the given unity feedback control system.
- Obtain the steady state error of a given system when subjected to an input.

Course Outcome 3 (CO3): Determine absolute stability and relative stability of a system

- Using Ruth Hurwitz criterion, for the given control system determine the location of roots on S- plane and comment on the stability of the system.
- Sketch the Root Locus for the given control system.

Sample Syllabus of Theory Course





VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERELA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001: 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

HUN 102	PROFESSIONAL COMMUNICATION	CATEGORY	L	T	P	CREDIT
		MNC	2	0	2	--

Preamble: Clear, precise, and effective communication has become a *sine qua non* in today's information-driven world given its interdependencies and seamless connectivity. Any aspiring professional cannot but master the key elements of such communication. The objective of this course is to equip students with the necessary skills to listen, read, write, and speak so as to comprehend and successfully convey any idea, technical or otherwise, as well as give them the necessary polish to become persuasive communicators.

Prerequisite: None

Course Outcomes: After the completion of the course the student will be able to

CO 1	Develop vocabulary and language skills relevant to engineering as a profession
CO 2	Analyze, interpret and effectively summarize a variety of textual content
CO 3	Create effective technical presentations
CO 4	Discuss a given technical/non-technical topic in a group setting and arrive at generalizations/consensus
CO 5	Identify drawbacks in listening patterns and apply listening techniques for specific needs
CO 6	Create professional and technical documents that are clear and adhering to all the necessary conventions

Mapping of course outcomes with program outcomes

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12
CO 1										3		2
CO 2										1		3
CO 3						1			1	3		
CO 4										3		1
CO 5		1							2	3		
CO 6	1					1			1	3		

Mark distribution

Total Marks	CIE	ESE	ESE Duration
100	50	50	2 hours

Continuous Internal Evaluation

Total Marks: 50

Attendance : 10 marks
Regular assessment : 25 marks
Series test (one test only, should include verbal aptitude for placement and higher studies, this test will be conducted for 50 marks and reduced to 15) : 15 marks

Regular assessment

Project report presentation and Technical presentation through PPT : 7.5 marks
Listening Test : 5 marks
Group discussion/mock job interview : 7.5 marks
Resume submission : 5 marks

End Semester Examination

Total Marks: 50, Time: 2 hrs.

Course Level Assessment Questions

Course Outcome 1 (CO1):

1. List down the ways in which gestures affect verbal communication.

2. Match the words and meanings

Ambiguous promotion
Bona fide referring to whole
Holistic not clear
Exaltation genuine

3. Expand the following Compound Nouns - a. Water supply. b. Object recognition. c. Steam turbine

Course Outcome 2 (CO2)

1. Read the passage below and prepare notes:

Mathematics, rightly viewed, possesses not only truth, but supreme beauty—a beauty cold and austere, like that of sculpture, without appeal to any part of our weaker nature, without the gorgeous trappings of painting or music, yet sublimely pure, and capable of a stern perfection such as only the greatest art can show. The true spirit of delight, the exaltation, the sense of being more than man, which is the touchstone of the highest excellence, is to be found in mathematics as surely as in poetry. What is best in mathematics deserves not merely to be learnt as a task, but to be assimilated as a part of daily thought, and brought again and again before the mind with ever-renewed encouragement. Real life is, to most men, a long second-best, a perpetual compromise between the ideal and the possible; but the world of pure reason knows no compromise, no practical limitations, no barrier to the creative activity embodying in splendid edifices the passionate aspiration after the perfect from which all great work springs. Remote from human passions, remote even from the pitiful facts of nature, the generations have gradually created an ordered cosmos, where pure thought can dwell as in its natural home, and where one, at least, of our nobler impulses can escape from the dreary exile of the actual world.

So little, however, have mathematicians aimed at beauty, that hardly anything in their work has had this conscious purpose. Much, owing to irrepressible instincts, which were better than avowed

Sample -Professional Communication Syllabus

Evaluation of the Practical course: Lab involvement, Records, Written test

TOTAL MARKS	CIE	ESE	ESE DURATION
150	75	75	3 HOURS

Continuous internal Evaluation Pattern

Attendance : 15 marks

Continuous Assessment : 30 marks

Internal Test : 30 marks





VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERELA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001 : 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

ELECTRONICS AND COMMUNICATION ENGINEERING

ECL 203	LOGIC DESIGN LAB	CATEGORY	L	T	P	CREDIT
		PCC	0	0	3	2

Preamble: This course aims to (i) familiarize students with the Digital Logic Design through the implementation of Logic Circuits using ICs of basic logic gates (ii) familiarize students with the HDL based Digital Design Flow.

Prerequisite: Nil

Course Outcomes: After the completion of the course the student will be able to

CO 1	Design and demonstrate the functioning of various combinational and sequential circuits using ICs
CO 2	Apply an industry compatible hardware description language to implement digital circuits
CO 3	Implement digital circuits on FPGA boards and connect external hardware to the boards
CO 4	Function effectively as an individual and in a team to accomplish the given task

Mapping of course outcomes with program outcomes

	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12
CO 1	3	3	3						3			3
CO 2	3	1	1	3	3				3			3
CO 3	3	1	1	3	3				3	1		3
CO 4	3	3	3	3					3			3

Assessment

Mark distribution

Total Marks	CIE	ESE	ESE Duration
150	75	75	2.5 hours

Continuous Internal Evaluation Pattern:

Attendance	:	15 marks
Continuous Assessment	:	30 marks

ELECTRONICS AND COMMUNICATION ENGINEERING

Internal Test (Immediately before the second series test) : 30 marks

End Semester Examination Pattern: The following guidelines should be followed regarding award of marks

(a) Preliminary work	: 15 Marks
(b) Implementing the work/Conducting the experiment	: 10 Marks
(c) Performance, result and inference (usage of equipments and trouble shooting)	: 25 Marks
(d) Viva voce	: 20 Marks
(e) Record	: 5 Marks

General instructions: End-semester practical examination is to be conducted immediately after the second series test covering entire syllabus given below. Evaluation is to be conducted under the equal responsibility of both the internal and external examiners. The number of candidates evaluated per day should not exceed 20. Students shall be allowed for the examination only on submitting the duly certified record. The external examiner shall endorse the record.

Course Level Assessment Questions

Course Outcome 1 (CO1): Design and Development of combinational circuits

1. Design a one bit full adder using gates and implement and test it on board.
2. Implement and test the logic function $f(A,B,C)=\sum m(0,1,3,6)$ using an 8:1 Mux IC
3. Convert a D flip-flop to T flip-flop and implement and test on board.

Course Outcome 2 and 3 (CO2 and CO3): Implementation of logic circuits on tiny FPGA

1. Design and implement a one bit subtractor in Verilog and implement and test it on a tiny FPGA board.
2. Design and implement a J-K flip-flop in Verilog, implement and test it on a tiny FPGA board.
3. Design a 4:1 Multiplexer in Verilog and implement and test it on tiny FPGA board.

List of Experiments:

It is compulsory to conduct a minimum of 5 experiments from Part A and a minimum of 5 experiments from Part B.

Part A (Any 5)

The following experiments can be conducted on breadboard or trainer kits.

1. Realization of functions using basic and universal gates (SOP and POS forms).
2. Design and Realization of half/full adder and subtractor using basic gates and universal gates.
3. 4 bit adder/subtractor and BCD adder using 7483.
4. Study of Flip Flops: S-R, D, T, JK and Master Slave JK FF using NAND gates.
5. Asynchronous Counter: 3 bit up/down counter

Sample Syllabus of Practical Course

Project work

- a. Work assessed by the project guide – 30%
- b. Three member Continuous Internal Evaluation Committee – 40% (Guide shall be one member in the CIE committee)
- c. Final Evaluation by a three member Committee composed of the department project coordinator, guide and an external expert. The external expert shall be an academician or from industry. The industry expert is preferred : 30%
- d. One third of the project credit shall be completed in VII semester and two third in VIII semester.
- e. Phase 1 total 100 marks and phase 2 total 150 marks





VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERELA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001 : 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

ECD415	PROJECT PHASE I	CATEGORY	L	T	P	CREDIT
		PWS	0	0	6	2

Preamble: The course 'Project Work' is mainly intended to evoke the innovation and invention skills in a student. The course will provide an opportunity to synthesize and apply the knowledge and analytical skills learned, to be developed as a prototype or simulation. The project extends to 2 semesters and will be evaluated in the 7th and 8th semester separately, based on the achieved objectives. One third of the project credits shall be completed in 7th semester and two third in 8th semester. It is recommended that the projects may be finalized in the thrust areas of the respective engineering stream or as interdisciplinary projects. Importance should be given to address societal problems and developing indigenous technologies.

Course Objectives

- > To apply engineering knowledge in practical problem solving.
- > To foster innovation in design of products, processes or systems.
- > To develop creative thinking in finding viable solutions to engineering problems.

Course Outcomes [COs] : After successful completion of the course, the students will be able to:

CO1	Model and solve real world problems by applying knowledge across domains (Cognitive knowledge level: Apply).
CO2	Develop products, processes or technologies for sustainable and socially relevant applications (Cognitive knowledge level: Apply).
CO3	Function effectively as an individual and as a leader in diverse teams and to comprehend and execute designated tasks (Cognitive knowledge level: Apply).
CO4	Plan and execute tasks utilizing available resources within timelines, following ethical and professional norms (Cognitive knowledge level: Apply).
CO5	Identify technology/research gaps and propose innovative/creative solutions (Cognitive knowledge level: Analyze).
CO6	Organize and communicate technical and scientific findings effectively in written and oral forms (Cognitive knowledge level: Apply).

Mapping of course outcomes with program outcomes

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	2	2	2	1	2	2	2	1	1	1	1	2
CO2	2	2	2		1	3	3	1	1		1	1
CO3									3	2	2	1
CO4					2			3	2	2	3	2
CO5	2	3	3	1	2							1
CO6					2			2	2	3	1	1

Abstract POs defined by National Board of Accreditation			
PO#	Broad PO	PO#	Broad PO
PO1	Engineering Knowledge	PO7	Environment and Sustainability
PO2	Problem Analysis	PO8	Ethics
PO3	Design/Development of solutions	PO9	Individual and team work
PO4	Conduct investigations of complex problems	PO10	Communication
PO5	Modern tool usage	PO11	Project Management and Finance
PO6	The Engineer and Society	PO12	Lifelong learning

PROJECT PHASE I

Phase 1 Target

- > Literature study/survey of published literature on the assigned topic
- > Formulation of objectives
- > Formulation of hypothesis/ design/ methodology
- > Formulation of work plan and task allocation.
- > Block level design documentation
- > Seeking project funds from various agencies
- > Preliminary Analysis/Modeling/Simulation/Experiment/Design/Feasibility study
- > Preparation of Phase 1 report

Evaluation Guidelines & Rubrics

Total: 100 marks (Minimum required to pass: 50 marks).

- > Project progress evaluation by guide: 30 Marks.
- > Interim evaluation by the Evaluation Committee: 20 Marks.
- > Final Evaluation by the Evaluation Committee: 30 Marks.
- > Project Phase - I Report (By Evaluation Committee): 20 Marks.

(The evaluation committee comprises HoD or a senior faculty member, Project coordinator and projectsupervisor).

Project Phase 1 Syllabus





VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERELA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001 : 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

ELECTRONICS & COMMUNICATION ENGINEERING

ECD416	PROJECT PHASE II	CATEGORY	L	T	P	CREDIT
		PWS	0	0	12	4

Preamble: The course 'Project Work' is mainly intended to evoke the innovation and invention skills in a student. The course will provide an opportunity to synthesize and apply the knowledge and analytical skills learned, to be developed as a prototype or simulation. The project extends to 2 semesters and will be evaluated in the 7th and 8th semester separately, based on the achieved objectives. One third of the project credits shall be completed in 7th semester and two third in 8th semester. It is recommended that the projects may be finalized in the thrust areas of the respective engineering stream or as interdisciplinary projects. Importance should be given to address societal problems and developing indigenous technologies.

Course Objectives

- > To apply engineering knowledge in practical problem solving.
- > To foster innovation in design of products, processes or systems.
- > To develop creative thinking in finding viable solutions to engineering problems.

Course Outcomes [COs]: After successful completion of the course, the students will be able to:

CO1	Model and solve real world problems by applying knowledge across domains (Cognitive knowledge level: Apply).
CO2	Develop products, processes or technologies for sustainable and socially relevant applications (Cognitive knowledge level: Apply).
CO3	Function effectively as an individual and as a leader in diverse teams and to comprehend and execute designated tasks (Cognitive knowledge level: Apply).
CO4	Plan and execute tasks utilizing available resources within timelines, following ethical and professional norms (Cognitive knowledge level: Apply).
CO5	Identify technology/research gaps and propose innovative/creative solutions (Cognitive knowledge level: Analyze).
CO6	Organize and communicate technical and scientific findings effectively in written and oral forms (Cognitive knowledge level: Apply).

Mapping of course outcomes with program outcomes

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	2	2	2	1	2	2	2	1	1	1	1	2
CO2	2	2	2		1	3	3	1	1			1
CO3									3	2	2	1
CO4					2			3	2	2	3	2
CO5	2	3	3	1	2							1
CO6					2			2	2	3	1	1

ELECTRONICS & COMMUNICATION ENGINEERING

Abstract POs defined by National Board of Accreditation			
PO #	Broad PO	PO#	Broad PO
PO1	Engineering Knowledge	PO7	Environment and Sustainability
PO2	Problem Analysis	PO8	Ethics
PO3	Design/Development of solutions	PO9	Individual and team work
PO4	Conduct investigations of complex problems	PO0	Communication
PO5	Modern tool usage	PO11	Project Management and Finance
PO6	The Engineer and Society	PO12	Lifelong learning

PROJECT PHASE II

Phase 2 Targets

- > In depth study of the topic assigned in the light of the report prepared under Phase - I.
- > Review and finalization of the approach to the problem relating to the assigned topic.
- > Preparing a detailed action plan for conducting the investigation, including teamwork.
- > Detailed Analysis/ Modeling / Simulation/ Design/ Problem Solving/Experiment as needed.
- > Final development of product/ process, testing, results, conclusions and future directions.
- > Preparing a paper for Conference Presentations/ Publication in Journals, if possible.
- > Presenting projects in Project Expos conducted by the University at the cluster level and/ or state level as well as others conducted in India and abroad.
- > Filing Intellectual Property Rights (IPR) if applicable.
- > Preparing a report in the standard format for being evaluated by the Department Assessment Board.
- > Final project presentation and viva voce by the assessment board including the external expert.

Evaluation Guidelines & Rubrics

Total: 150 marks (Minimum required to pass: 75 marks).

- > Project progress evaluation by guide: 30 Marks.
- > Two interim evaluations by the Evaluation Committee: 50 Marks (25 marks for each evaluation).
- > Final evaluation by the Final Evaluation committee: 40 Marks
- > Quality of the report evaluated by the evaluation committee: 30 Marks

(The evaluation committee comprises HoD or a senior faculty member, Project coordinator and project supervisor. The final evaluation committee comprises of Project coordinator, expert from Industry/research/academic Institute and a senior faculty from a sister department).

Project phase 2 Syllabus

Seminar

- The report and the presentation shall be evaluated by a team of internal members comprising three senior faculty members based on the style of presentation, technical content, adequacy of reference, depth of knowledge and overall quality of the report.
 - a) Attendance: 10%
 - b) Guide: 20%
 - c) technical content: 30%
 - d) Presentation: 40%
- Seminar total marks is 100





VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERALA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001: 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

COMPUTER SCIENCE AND ENGINEERING

Evaluation pattern

Total marks: 100, only CIE, minimum required to pass 50

Seminar Guide: 20 marks (Background Knowledge – 10 (The guide shall give deserving marks for a candidate based on the candidate's background knowledge about the topic selected), Relevance of the paper/topic selected – 10).

Seminar Coordinator: 20 marks (Seminar Diary – 10 (Each student shall maintain a seminar diary and the guide shall monitor the progress of the seminar work on a weekly basis and shall approve the entries in the seminar diary during the weekly meeting with the student), Attendance – 10).

Presentation: 40 marks to be awarded by the IEC (Clarity of presentation – 10, Interactions – 10 (to be based on the candidate's ability to answer questions during the interactive session of her/his presentation), Overall participation – 10 (to be given based on her/his involvement during interactive sessions of presentations by other students), Quality of the slides – 10).

Report: 20 marks to be awarded by the IEC (check for technical content, overall quality, templates followed, adequacy of references etc.).

Seminar Syllabus copy





VIMAL JYOTHI ENGINEERING COLLEGE

JYOTHI NAGAR, CHEMPERI – 670632, KANNUR, KERALA

Affiliated to APJ Abdul Kalam Technological University, Approved by AICTE
ISO 9001 : 2015 Certified | Accredited by Institution of Engineers (India), NBA, NAAC
Ph: 0490 2212240, 2213399 Email: office@vjec.ac.in Website: www.vjec.ac.in

NAAC Cycle 2

Criterion: 2.5.1

Grading

R6.16	Grade and Grade Points		
	Grades	Grade Point (GP)	% of Total Marks obtained in the course
	S	10	90% and above
	A+	9.0	85% and above but less than 90%
	A	8.5	80% and above but less than 85%
	B+	8.0	75% and above but less than 80%
	B	7.5	70% and above but less than 75%
	C +	7.0	65% and above but less than 70%
	C	6.5	60% and above but less than 65%
	D	6.0	55% and above but less than 60%
	P (Pass)	5.5	50% and above but less than 55%
	F (Fail)	0	Below 50% (CIE + ESE) or Below 40 % for ESE
	FE	0	Failed due to lack of eligibility criteria (R6.6)
	I	0	Could not appear for the end semester examination but fulfills the eligibility criteria.
	Classification of B. Tech Degree.	First Class with Distinction	CGPA 8.0 and above
		First Class	CGPA 6.5 and above
	Equivalent percentage mark shall be = 10 * CGPA – 2.5		

EXTERNAL EXAMINATION SYSTEM

- The external examination is conducted by APJ Abdul Kalam Technological University.
- The question paper setting, Valuation of answer scripts, and time-bounded declaration of results is effectively done by the University.
- The teachers of the college are assigned to perform invigilation duties in a teacher-student ratio of 1:30.
- The chief superintendent (Principal) and additional chief superintendent (a senior faculty of the College) supervise the entire examination process.
- The University deposes an examination inspection squad for restricting malpractice during examinations.
- In case of any malpractices, they should be reported to the university in the prescribed format.
- The teachers attend the centralized valuation camps at various centres.
- The results were declared through the university portal. The students are given opportunities for revaluation, scrutiny of answer scripts and issuing photocopy of answer scripts in case of any grievance.

